

HCD90R800

900V N-Channel Super Junction MOSFET

Features

- Very Low FOM ($R_{DS(on)} \times Q_g$)
- Extremely low switching loss
- Excellent stability and uniformity
- 100% Avalanche Tested
- Built-in ESD Diode


Key Parameters

Parameter	Value	Unit
$BV_{DSS} @ T_{j,max}$	950	V
I_D	6.7	A
$R_{DS(on), max}$	0.8	Ω
Q_g, Typ	17.4	nC

Application

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)
- TV power & LED Lighting Power
- AC to DC Converters
- Telecom

Package & Internal Circuit

D-PAK	SYMBOL
	

Absolute Maximum Ratings

$T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Value	Unit
V_{DSS}	Drain-Source Voltage	900	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$)	6.7	A
	Drain Current - Continuous ($T_C = 100^\circ\text{C}$)	4.2	A
$I_{DM}^1)$	Drain Current - Pulsed	20	A
$E_{AS}^2)$	Single Pulsed Avalanche Energy	83	mJ
I_{AR}	Avalanche Current	1.40	A
dv/dt	MOSFET dv/dt ruggedness, $V_{DS}=0\dots 400\text{V}$	50	V/ns
dv/dt	Reverse diode dv/dt , $V_{DS}=0\dots 400\text{V}$, $I_{DS} \leq I_D$	15	V/ns
P_D	Power Dissipation ($T_C = 25^\circ\text{C}$)	78	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$

Thermal Resistance Characteristics

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case, Max.	1.6	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient , Max.	62.5	$^\circ\text{C}/\text{W}$

Electrical Characteristics $T_J=25\text{ }^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
On Characteristics						
V_{GS}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 280\text{ }\mu\text{A}$	2.0	-	4.0	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}$, $I_D = 1.7\text{ A}$	-	0.696	0.8	Ω
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}$, $I_D = 1\text{ mA}$	900	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 900\text{ V}$, $V_{GS} = 0$	-	-	1	μA
		$V_{DS} = 900\text{ V}$, $T_C = 150^{\circ}\text{C}$	-	-	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS} = \pm 20\text{ V}$, $V_{DS} = 0\text{ V}$	-	-	± 1	μA
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = 500\text{ V}$, $V_{GS} = 0\text{ V}$, $f = 1.0\text{ MHz}$	-	740	-	pF
C_{oss}	Output Capacitance		-	15	-	pF
C_{rss}	Reverse Transfer Capacitance		-	2.8	-	pF
Switching Characteristics						
$t_{d(on)}$	Turn-On Time	$V_{DS} = 450\text{ V}$, $I_D = 3.6\text{ A}$, $R_G = 25\text{ }\Omega$ (Note 3,4)	-	23	-	ns
t_r	Turn-On Rise Time		-	20	-	ns
$t_{d(off)}$	Turn-Off Delay Time		-	91	-	ns
t_f	Turn-Off Fall Time		-	17	-	ns
$Q_{g(}}$	Total Gate Charge	$V_{DS} = 720\text{ V}$, $I_D = 3.6\text{ A}$, $V_{GS} = 10\text{ V}$ (Note 3,4)	-	17.4	-	nC
Q_{gs}	Gate-Source Charge		-	3.2	-	nC
Q_{gd}	Gate-Drain Charge		-	5.5	-	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current	-	-	6.7	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	-	-	20	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_S = 3.6\text{ A}$	-	-	1.3	V
trr	Reverse Recovery Time	$V_R = 400\text{ V}$, $I_F = 3.6\text{ A}$ $dI_F/dt = 100\text{ A}/\mu\text{s}$	-	278	-	ns
Qrr	Reverse Recovery Charge		-	2.3	-	μC

Notes :

- Repetitive Rating : Pulse width limited by maximum junction temperature
- $I_{AS}=1.40\text{ A}$ $V_{DD}=50\text{ V}$, $R_G=25\Omega$, Starting $T_J=25^{\circ}\text{C}$
- Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- Essentially Independent of Operating Temperature

Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics















Fig 12. Gate Charge Test Circuit & Waveform**Fig 13. Resistive Switching Test Circuit & Waveforms****Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms**



Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimension


D-PAK (TO-252A)

GZSM



1:塑封体为光面RA=0.2
2:未标注公差部分为±0.15mm.



JINTIAN




Symbol	Dimensions	Symbol	Dimensions	Symbol	Dimensions
A	5.3±0.2	B5	0.5±0.1	D5	0.5±0.08
A1	6.6±0.2	B6	4.5±0.15	E	1.01±0.15
A2	5.8±0.2	C	2.3±0.15	E1	0.1±0.05
B	9.9±0.4	D	2.286 (typ.)	R	3° ±3°
B1	6.1±0.2	D1	0.76±0.1	R1	7° (typ.)
B2	1.5±0.15	D2	0.91±0.1	R2	7° (typ.)
B3	0.5±0.1	D3	0.8±0.15	R3	7° (typ.)
B4	0.1 (typ.)	D4	0.5±0.08		

变更前
D1 0.62±0.15
D2 0.75±0.15

SEMTECH




ATX



NOTE :
1.0 DIMENSIONING & TOLERANCING CONFORMS TO ASME Y14.5M-1994.
2.0 ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3.0 HEAT SINK SIDE FLASH IS MAX. 0.5mm.
4.0 RADIUS ON TERMINAL IS OPTIONAL.

SYMBOL	MIN	MAX	SYMBOL	MIN	MAX	SYMBOL	MIN	MAX
A	2.18	2.39	E	6.35	6.73	B1	0°	15°
A1	-	-	E1	4.4	5.2	B2	25°	35°
b	0.65	0.89	e	-	-	b29	BSC	
b1	0.64	0.79	H	9.94	10.34			
b2	0.76	1.13	L	1.50	1.78			
b3	4.95	3.46	L1	2.74	REF			
c	-	-	L2	-	-	c51	BSC	
c1	0.41	0.5	L3	0.89	1.27			
c2	0.46	0.69	L4	-	-	c102		
D	5.97	6.22	L5	1.14	1.49			
D1	5.21	-	o	0°	10°			

GEM



SYMBOL	DIMENSIONAL	RIGHTS	SYMBOL	DIMENSIONAL	RIGHTS	SYMBOL	DIMENSIONAL	RIGHTS
I	6.1	6.2	I1	1.50	1.77			
I2	2.38	2.42	I3	0.608	0.50			
I4	6.64	--	I5	0.68	1.27			
I6	6.64	--	I7	1.01	1.27			
I8	6.98	6.95	I9	5.22	5.29			
I10	5.50	5.65	I11	0.75	0.75			
I12	6.64	9.76	I13	0.98	0.98			
I14	6.64	9.76	I15	0.88	0.88			
I16	5.97	6.22	I17	1.14	1.49			
I18	5.21	-	I19	0°	10°			

Note:
1. All Dimension Are In mm.

- 2. Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs.
- 3. Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.
- 4. The Package Top Must Be Parallel To The Package Bottom.
- 5. The "b" "b1" "b2" Not Include Dambar Radius. The Allowable Dambar Protrusion Shall Be 0.10 mm Total In Excess Of "b" Dimension At Maximum Material Condition. The Dambar Cannot Be Located On The Lower Radius Of The Foot.